


Embedded Implementation of Track Reconstruction Algorithm

Justus-Liebig University in Giessen
Royal Institute of Technology, Stockholm

Ming Liu



Tracking in MDC



- 4 MDCs
- Particles' tracks bended in the magnetic area
- Straight line tracks from target to MDC II, and from MDC III to MDC IV
- Currently focusing on the tracks from target to MDC II


Dubna Tracking Principle

MDC – Chamber (front view)




Dubna Tracking Principle

Event 27 Sector 3



Event 27 Sector 3



Special thanks to: Vladimir Pechenov

Daniel Kirschner


Geydar Agakishiev



Algorithm Implementation


- Previously implemented as software
- Could be (perhaps partly) moved to on-line hardware processing to shrink the offline processing time and save storage space
- Modern FPGA techniques suitable for parallel and pipelined architecture to achieve high performance
- Integrated in CN as a computing engine module

System Architecture






Working Mechanism




Motherbd No.,
TDC No.,
SAM No.,
...


Working Mechanism




Working Mechanism




Working Mechanism




Working Mechanism



Working Mechanism



Working Mechanism





Current Status

- A demo processing unit was designed.
 - pipelined
 - 64-bit datapath width
 - Works as a PLB peripheral
 - Runs at the same clock frequency as PLB (100MHz)
- Simulation was done for functional verification in Modelsim.
- Emulation was executed on ML405, with standalone application programs.

Future Work

So much work to do in the future...

- Deep study in the algorithm and consideration for implementation.
 - e.g. the case of multiple pick cells were chosen for a single particle track.
- To parallelize the algorithm for processing the whole projection plane in several FPGAs to achieve high performance.
- To relocate the processing unit as an Auxiliary Processing Unit (APU) , rather than as a PLB peripheral.

