


The process



Memory layout for a 32-bit Linux process

	1 / 35		2 / 25
	1/33		2/33
a x86_64 architecture		Memory virtualization	

Every process has an address space from zero to some maximal address	Every process	has an	address	space	from	zero	to some	maximal	address.
--	---------------	--------	---------	-------	------	------	---------	---------	----------

A program contains instructions that of course rely on that code and data can be found at expected addresses.

We only have one physical memory.



64-bit Linux on a x86_64 architecture

	code	data	heap	\rightarrow	<i>~</i>	stack	not used	kernel	
0x00			0x00007ff				Oxffff800	Oxff	

IBM System 360

when things were simple




Chief architect: Gene Amdahl


IBM System 360

- 1964, 8-64 Kbyte memory
- 12+12 bit address space
- batch operating system

Batch processing:



The Dartmouth Time-Sharing System



- GE-235
 - 1964
 - 20-bit word
 - 8 Kword address space




Arnold Spielberg was in the team that designed the GE-235

5 / 35


6 / 35

time-sharing




why not switch between two programs

If both programs will fit in memory:



What is the problem?




12 / 35

10/35

This is similar to how the JVM works

Static relocation - ehh, static




Dynamic relocation

Change every memory reference, on the fly, to a region in memory allocated for the process.

14 / 35

16 / 35



13 / 35


When a program is loaded, all references


to memory locations are changed so that

they correspond to the actual location in RAM where the program is loaded.


How do we know we have changed all

addresses?






shared read-only segments



How do we write code that can be shared?

Internal fragmentation



Burroughs B5000

ALGOL 60




Donald Knuth was part of the design team.

procedure Absmax(a) Size:(n, m) Result:(y) Subscripts:(i, k); value n, m; array a; integer n, m, i, k; real y;

comment The absolute greatest element of the matrix a ...

begin

Segmented architecture



Process view

The view of the assembler programmer.

The view of the ALGOL programmer.

• Designed for high-level languages:

• Memory access through a set of

a process is not a consecutive


memory segments.


segment *descriptors* i.e. the view of


memory rather a set of individual

• 1961

ALGOL-60








21 / 35

22 / 35

Segmented MMU



DECsystem10 DECsystem-10.

PDP-10

- 1966, 1 MHz
- 36 bit words
- 16 bit process address space (64Kword)
- 18 bit physical address (256 Kword)
- base and bound

The PDP10 had two segments per process, one read only code segment and one read/write for data. 26/35
Segmentation: the solution - **not**

ARPANET 1977


PDP-10 POP-11 PLURIBUS PDP-11 PDP-11 PDP-10 PDP-10 PLI PDP-10 POP-10 PDP-10 H6180 SPS-41 PDP-11 DEC-1090 PDP-11 PDP-II PDP-II PDP-11 PDP H68/80 PDP PDP-10 PDP-11 HAWA MESI PDP -II PDP-10 PDP-10 ECLIPSE DEC-1080 AMES 16 PDP - 11 PDP-10 PDP - 11 H316 ROX MAXC CDC6600 PDP-11 PDP-II PDP-10 PDP-11 NOVA BOO H-6180 PDP-11 H-6180 PDP-11 SP5-41 CDC7600 CDC6600 DEC-1090 370/195 PDP-10 PDP-10 PDP-11 PDP - 1 PDP-11 CDC6500 UNIVAC 1108 H716 PL1 PDP-11V MP32 PDP 11 POP-11 PDP 360/40 LONDON FPS AP-1208 PDP-11 DEC-2040 PDP-10 PDP-10 OP-II PDP-11 8-4700 PDP-11 PDP-9 P0P-I 360/195 GEC 4080 ICL 470 CDC 6400 CDC 6600 CDC 7600 PDP-11 CDC6600 85500 SATELLITE CIRCUI

ARPANET LOGICAL MAP. MARCH 1977

(PLEASE MOTE THAT WHILE THIS MAR SHOWS THE MOST POPULATION OF THE NETWORK ACCORDING TO THE BEST INFORMATION OBTAINABLE, NO CLAIM CAN BE MADE FOR ITS ACCURACY) NAMES SHOWN ARE IMP NAMES, NOT INCESSANLY! MOST NAMES

Segments have variable size.

- Reclaiming segments will cause holes (external fragmentation).
- Compaction needed.



Is it possible to do compaction?

The Altair 8800

Using few large segments is easier to implement.

Using many small segments would allow the compiler and operating system to do a better job.



Intel 8080

- 1972
- 2 MHz

• 16 bit address space (64 Kbyte) Altair 8800 would have 4 or 8 Kbytes of memory.


29 / 35

The workhorse: 8086



Intel 8086

- 1978, 5 MHz
- 16 bit address space (64 Kbyte)
- 20 bit memory bus (1 Mbyte)
- no protection of segments
- segments for: code, data, stack, extra




Segment addressing in 8086 - real mode

- Segment register chosen based on instruction: *code segment, stack segment, data segment* (and the *extra segment*.
- The segment architecture available still today in *real mode* i.e. the 16-bit mode that the CPU is initially in.

30 / 35

Segment addressing in 80386 - protected mode



Virtual address space: provide a process with a view of a private address space.

- Transparent: processes should be unaware of virtualization.
- Protection: processes should not be able to interfere with each other.
- Efficiency: execution should be as close to real execution as possible.

Cliffhanger - paging, the solution.

- Emulator two slow.
- Static relocation not flexible.
- Dynamic relocation:
 - base and bound simple to implement
 - segmentation more flexible
 - problems: fragmentation, sharing of code

Linux and segmentation

- The segments descriptors of code, data and stack all have base address set to 0x0 and limit to 0xffffffff i.e. they all referre to the same 4 Gibyte linear address space.
- In x86_64 long mode (64 bit mode) Intel removed some support for segments and enforce that these segments are set to 0x0 and 0xff..ff.
- Segmentation is still used to refere to memory that belongs to a *specific core* or to *thread specific memory*.